

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/689,244		10/20/2003	. Andrew Spencer	10014282-1	3876
22879	7590	. 09/15/2006		EXAMINER	
HEWLETT	Γ PACK	ARD COMPANY	CAO, CHUN		
		404 E. HARMONY R			
INTELLEC	TUAL PI	ROPERTY ADMINIS	ART UNIT	PAPER NUMBER	
FORT COLLINS, CO 80527-2400			•	2115	
				DATE MAILED: 09/15/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)					
		10/689,244	SPENCER, ANDREW					
	Office Action Summary	Examiner	Art Unit	_				
		Chun Cao	2115					
Period fo	The MAILING DATE of this communication apor Reply	ppears on the cover sheet with the c	correspondence address					
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP CHEVER IS LONGER, FROM THE MAILING I nsions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication, operiod for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statu- treply received by the Office later than three months after the mail- ed patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 1.136(a). In no event, however, may a reply be tind d will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).					
Status								
1)[🛛	Responsive to communication(s) filed on 17.	July 2006.						
		is action is non-final.						
'	Since this application is in condition for allow		secution as to the merits is					
,	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
	Claim(s) 1-36 is/are pending in the applicatio	n.						
	4a) Of the above claim(s) is/are withdrawn from consideration.							
	Claim(s) is/are allowed.							
· · · · · · · · · · · · · · · · · · ·	Claim(s) 1-36 is/are rejected.							
7)								
• —	Claim(s) are subject to restriction and	or election requirement						
٥/١	are subject to restriction and	or election requirement.						
Applicati	on Papers							
9)[The specification is objected to by the Examir	ner.						
10)[) The drawing(s) filed on is/are: a) □ accepted or b) □ objected to by the Examiner.							
	Applicant may not request that any objection to the	e drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the corre	ction is required if the drawing(s) is ob	jected to. See 37 CFR 1.121(d).					
11)	The oath or declaration is objected to by the E	Examiner. Note the attached Office	Action or form PTO-152.					
Priority ι	ınder 35 U.S.C. § 119							
	Acknowledgment is made of a claim for foreig ☐ All b) ☐ Some * c) ☐ None of:	n priority under 35 U.S.C. § 119(a))-(d) or (f).					
	1. Certified copies of the priority documer	nts have been received.						
	2. Certified copies of the priority documer	nts have been received in Applicati	on No					
	3. Copies of the certified copies of the pri	ority documents have been receive	ed in this National Stage					
	application from the International Burea	au (PCT Rule 17.2(a)).						
* 5	See the attached detailed Office action for a lis	st of the certified copies not receive	d.					
Attachmen	t(s)							
1) Notic	e of References Cited (PTO-892)	4) Interview Summary						
	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO/SB/08)	Paper No(s)/Mail Da 5) Notice of Informal P						
	r No(s)/Mail Date	6) Other:						

FINAL REJECTION

1. Claims 1-36 are presented for examination.

- 2. The text of those applicable section of Title 35, U.S. Code not included in this action can be found in the prior Office Action.
- 3. The rejections are respectfully maintained to the extended that is applicable to the amended claims and reproduced infra for applicant's convenience.
- 4. Claims 1-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aizawa (Aizawa), U.S. patent no. 6,407,941 in view of Nichols (Nichols), US patent no. 6,157,646.

As per claim 1, Aizawa discloses a memory card [fig. 1] comprising:

a buffer configured to receive transactions [col. 4, lines 33-35]; a storage media [112, fig. 1]; and a control circuit coupled to the buffer and the storage media [fig. 1; col. 3, lines 22-25]; a processor system [MPU 202] coupled to the control circuit [fig. 1; col. 5, lines 25-29]; wherein the control circuit is configured to cause a first clock signal to be provided to the buffer and the storage media at a first clock rate [fig. 1; col. 5, lines 30-34, 48-49].

Aizawa does not explicitly disclose that the processor system is configured to detect a rate of transactions received by the buffer, and generating a clock signal at a clock rate varies in dependence on the detected rate of the transactions received by the buffer.

Nichols discloses that a processor system [116, fig. 1] is configured to detect a rate of transactions received by the buffer [col. 4, lines 16-19], and generating a clock

signal at a clock rate varies in dependence on a detected rate of the transactions received by the buffer; and providing the clock signal to the buffer [fig. 1; col. 4, lines 16-19, 52-53; col. 4, line 67-col. 5, line 2].

It would have been obvious to one of ordinary skill in the art at time the invention to combine the teachings of Aizawa and Nichols because the specify teachings of Nichols stated above would improve the performance of Aizawa system adjusting the clock signal corresponding a data transmission rate to reduce power consumption of the memory card.

As per claim 2, Nichols discloses that the processor system is configured to cause the control circuit to set the first clock signal to the first clock rate associated with the rate of transactions received by the buffer [fig. 1; col. 4, lines 12-19, 52-53; col. 4, line 67-col. 5, line 2].

As per claim 3, Nichols discloses that a buffer management circuit; wherein the buffer management circuit is configured to provide information to the processor system, and wherein the processor system is configured to determine the rate of transactions received by the buffer using the information [fig. 1; col. 4, lines 12-19, 52-53; col. 4, line 67-col. 5, line 2].

As per claim 4, Nichols discloses that a master clock configured to provide a second clock signal at a second clock rate to the processor system and the control circuit; wherein the control circuit is configured to generate the first clock signal using the second clock signal [fig. 1; col. 4, lines 20-24].

Art Unit: 2115

As per claim 5, Nichols discloses that the first clock rate differs from the second clock rate [col. 4, lines 20-27].

As per claim 6, Aizawa discloses that a first interface coupled to the buffer and configured to receive the transactions from a host device and provide the transactions to the buffer; and a second interface coupled to the buffer and the storage media [fig. 1; col. 3, lines 14-26].

As per claim 7, Aizawa discloses the transactions include read transactions configured to cause information to be read from the storage media [col. 3, lines 19-20; col. 4, lines 23-37].

As per claim 8, Aizawa discloses the transactions include write transactions configured to cause information to be written to the storage media [col. 3, lines 19-20; col. 4, lines 23-37].

As per claim 9, Aizawa discloses the transactions include read transactions configured to cause information to be read from the storage media and write transactions configured to cause information to be written to the storage media [col. 3, lines 19-20; col. 4, lines 23-37].

5. As per claim 10, Aizawa discloses a system [fig. 1] comprising:

a host device [12, fig. 1]; and a memory card configured to couple to the host device [fig. 1]; wherein the memory card includes a storage media, wherein the memory card is configured to provide a first clock signal to the storage media at a first clock rate [fig. 1; col. 5, lines 30-34, 48-49].

Aizawa does not explicitly disclose that generating a clock signal at a clock rate varies in dependence on a number of transactions received by the memory card from the host device during a time period.

Nichols discloses that generating a clock signal at a clock rate varies in dependence on a number of transactions received by the memory card from the host device during a time period [fig. 1; col. 4, lines 16-19, 52-53; col. 4, line 64-col. 5, line 8].

It would have been obvious to one of ordinary skill in the art at time the invention to combine the teachings of Aizawa and Nichols because the specify teachings of Nichols stated above would improve the performance of Aizawa system adjusting the clock signal corresponding a data transmission rate to reduce power consumption of the memory card.

As per claim 11, Aizawa discloses that the memory card includes a processor system and a control circuit coupled to the processor system [fig. 1; col. 3, lines 14-26]. Nichols discloses that the processor system is configured to determine the number of transactions received by the memory card from the host device during the time period, and wherein the processor system is configured to cause the control circuit to set the rate of the first clock signal in response to the number of transactions [col. 4, lines 16-19, 52-53; col. 4, line 64-col. 5, line 8].

As per claim 12, Aizawa discloses that the memory card includes a buffer and a buffer management circuit [col. 3, lines 14-26]. Nichols discloses that the buffer management circuit is configured to provide information to the processor system, and wherein the processor system is configured to determine the number of transactions

received by the memory card during the time period using the information [col. 4, lines 16-19, 52-53; col. 4, line 64-col. 5, line 8].

As per claim 13, Nichols discloses that the memory card includes a clock configured to provide a second clock signal to the processor system and the control circuit at a second clock rate, and wherein the control circuit is configured to generate the first clock signal using the second clock signal [col. 4, lines 16-19, 52-53; col. 4, line 64-col. 5, line 8].

As per claim 14, Aizawa discloses that host device comprises a digital camera [col. 3, lines 9-10].

As per claim 15, Aizawa discloses that the memory card includes a buffer and an interface coupled to the buffer, and wherein the interface is coupled to receive the transactions from the host device and provide the transactions to the buffer [col. 3, lines 14-20].

As per claim 16, Aizawa discloses that the transactions include read transactions configured to cause information to be read from the memory card and provided to the host device [col. 3, lines 19-20; col. 4, lines 23-37].

As per claim 17, Aizawa discloses that the transactions include write transactions configured to cause information to be written from the host device to the memory card [col. 3, lines 19-20; col. 4, lines 23-37].

As per claim 18, Aizawa discloses that the transactions include read transactions configured to cause first information to be read from the storage media and provided to the host device and write transactions configured to cause second

Art Unit: 2115

information to be written from the host device to the memory card [col. 3, lines 19-20; col. 4, lines 23-37].

Regarding to claims 19-27, Aizawa and Nichols together teaches the claimed system. Therefore, Aizawa and Nichols together teach the claimed method of steps to carry out the claimed system.

Regarding to claims 28-36 are written in mean plus functions and contained the same limitations as claims 1-9. Therefore, same rejection is applied.

Response to Arguments

- 6. Applicant's arguments filed on 7/17/06, which have been fully considered but they are not persuasive.
- 7. In the remarks, Applicant argued that there is no suggestion to combine the Aizawa and Nichols references.
- 8. The examiner respectfully traverses the argument for the following reasons:

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, Aizawa does not explicitly disclose that the processor system is configured to detect a rate of transactions received by the buffer, and generating a clock signal at a clock rate varies

Art Unit: 2115

in dependence on the detected rate of the transactions received by the buffer.

However, Nichols discloses that a processor system [116, fig. 1] is configured to detect a rate of transactions received by the buffer [col. 4, lines 16-19], and generating a clock signal at a clock rate varies in dependence on a detected rate of the transactions received by the buffer; and providing the clock signal to the buffer [fig. 1; col. 4, lines 16-19, 52-53; col. 4, line 67-col. 5, line 2]. It would have been obvious to one of ordinary skill in the art at time the invention to combine the teachings of Aizawa and Nichols because the specify teachings of Nichols stated above would improve the performance of Aizawa system adjusting the clock signal corresponding a data transmission rate to reduce power consumption of the memory card. Official Notice is taken that the knowledge of one of ordinary skill in the art would recognize the power consumption of a system is proportional to a clock speed applied to the system.

Also see detailed rejection indicated above.

9. **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Application/Control Number: 10/689,244 Page 9

Art Unit: 2115

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun Cao whose telephone number is 571-272-3664. The examiner can normally be reached on Monday-Friday from 7:30 am-4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is 571-272-2100.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sep. 13, 2006

CHUN CAO PRIMARY EXAMINER

day